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Adaptive Frequency Domain Control of PWM 
Switched Power Line Conditioner 
Stephen M. Williams, Member, IEEE, and Richard G. Hoft, Fellow, IEEE 
Abstract-An active power line conditioner (PLC) is recom- 
mended which minimizes harmonic current in the ac line and 
improves power factor to unity. A six switch pulse width mod- 
ulated current source inverter implements the active PLC. 
Simulation results of the PLC adaptive frequency domain con- 
trol using an innovative PWM switching algorithm are pre- 
sented. 
INTRODUCTION 
HE widespread application of power electronics is in- T creasing the number of electrical loads which distort 
the current and voltage supplied by the ac line. Reactive 
power flow derates the power handling capability of dis- 
tribution equipment. The unwanted effects of power sys- 
tem harmonics are well-documented. 
Sensitive electronic loads such as measurement de- 
vices, hospital diagnostic and treatment equipment, in- 
dustrial process controllers, and computers may malfunc- 
tion or fail to operate when connected to an ac line which 
has harmonics [ 11. Electric utility transmission and dis- 
tribution equipment may be susceptible to ac line har- 
monics. Transformers and transmission lines have higher 
operating losses [ 2 ] ,  capacitor banks may catastrophically 
fail [ 3 ] ,  and protective relaying may not function at the 
predetermined set point [4], [5]. 
Ideally, the ac line current is sinusoidal with frequency 
and phase equal to the frequency and phase of the source 
voltage. This results in the most efficient and reliable op- 
eration of the power system. A number of methods have 
been suggested to maintain sinusoidal, in-phase ac line 
current: passive filtering, control of converter switching, 
and active power line conditioning. Passive filtering is 
presently the predominant means of suppressing harmon- 
ics and improving power factor [6]. Research is currently 
being performed to develop converter switching algo- 
rithms which minimize the harmonic current of the ac line 
current. 
Passive filtering and converter switching control each 
have limitations which restrict their applicability. Passive 
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filtering is optimized for a unique system state. When the 
system is not in the optimized state of the passive filter, 
performance is degraded. Converter switching control 
cannot be implemented in a diode rectifier. Active power 
line conditioning provides an adaptive method of mini- 
mizing the harmonic current in the ac line and improving 
the power factor. 
The purpose of this work is to devise and simulate an 
adaptive frequency domain control algorithm for a pulse- 
width modulation (PWM) switched active power line con- 
ditioner (PLC). 
SYSTEM DESCRIPTION 
A single phase equivalent circuit of the power system 
with the PLC is shown in Fig. 1. System impedance is 
modeled as a series resistance RI and inductance L1. Ca- 
pacitance C 1 is necessary to filter higher frequency PWM 
switching noise of the PLC. A second order high pass 
filter is created by C 2 ,  L2, and R2.  The purpose of this 
filter is to provide a low impedance path for harmonic line 
current which is at the same frequency as the resonant 
frequency of L1 - C 1 .  
The load represents a three phase diode rectifier input. 
A balanced three phase uncontrolled rectifier load is 
closely approximated by a current source where the cur- 
rent is given by 
iload = a l  * sin (2 . T . 60 . t + +) 
sin [5 * (2 * T * 60 - t + +)] - - .  
5 
sin [7 (2 * T - 60 - t + 411 a1 
7 
- - .  
+ !!! . sin [ I3  . (2 * T 60 t + +)] A .  (1) 
The phase displacement angle of the load current + is the 
displacement between the fundamental component of the 
load current iload. I and the source voltage u , ~ .  The in-phase 
fundamental component of the load current iload. I p  is de- 
fined to be in-phase with the source voltage us. Thus, 
ililad. I and iload, I p  are expressed as 
13 
ililad,I = u I  . sin (2 * T * 60 * t + + ) A  (2)  
0885-8993/9111000-0665$01 00 'CI 1991 IEEE 
666 
'L1 
I iEEE TRAN 
Fig. 1.  Single phase equivalent circuit. 
i load.IP = a ,  - cos (4) * sin (2 * a . 60 . t ) A  (3) 
Waveforms of the load current iload, the fundamental com- 
ponent of the load current and the in-phase funda- 
mental component of the load current iload, I p  are shown in 
Fig. 2. 
Circuit Design 
The design considered for the simulation work is based 
on a balanced 10-kVA load, a line voltage of 208 VI 
an estimated source resistance R1 of 0.5%, and an esti- 
mated source reactancej * w - L1 of 5 % . These parameter 
values are chosen to match an experimental laboratory 
model which is being built to verify the simulation re- 
sults. 
A filter capacitor C1 is required to minimize high fre- 
quency ripple on the line voltage caused by switching of 
the PWM source inverter. The value of this capacitance 
is chosen primarily on the basis of the PWM inverter 
switching frequency. At higher switching frequencies, less 
capacitance is needed for minimizing line voltage ripple 
caused by the inverter. 
A limiting factor in sizing capacitance C1 is the reso- 
nant frequency of the source inductance L1 with the filter 
capacitance. For larger values of filter capacitance the 
resonant frequency is lower. Resonant frequencies in  the 
same range as the harmonics of the load current must be 
avoided to prevent amplification of harmonic voltages. 
With the estimated 5 % source reactance, the capacitance 
C 1 must be smaller than 42 pF to avoid resonance below 
the 17th harmonic. 
1 
L1 * (2 * a *fi * 17)* c1 = 
= 42 pF. (4) 
Allowing for up to 10% source reactance, a maximum 
value of 20 pF is selected for C 1, establishing a resonant 
frequency with L1 (@ 5% source reactance) of 1480 Hz 
(approximately 25th harmonic). 
SACTIONS ON POWER ELECTRONICS, VOL. 6, NO. 4, OCTOBER 
I 
--lo- 
- a l  t - *  I 
1991 
0 I[ 2.R 
o t  = 2*7r*60*t (rad) 
Fig. 2 .  Load current for three phase diode rectifier showing phase dis- 
placement 4.  
The function of the second order high pass filter created 
by C2, L2, and R2 is to provide a low impedance path 
for the higher harmonic line current which is at the same 
frequency as the resonant frequency of L1 - C1. The 
high pass filter has a low impedance above a corner fre- 
quency. Setting the corner frequency near the 11th har- 
monic provides filtering at frequencies above 600 Hz. 
Component values for L2 and C2 are chosen according to 
available devices, minimizing higher frequency imped- 
ance, and the following equation 
1 
2 . a . J L 2 '  fcorner = 
The quality factor Q is an indication of the sharpness 
of the corner frequency. For the second order high pass 
filter in Fig. 1, Q is defined by 
R2 
Q = -  I 
To maintain low impedance above the corner frequency, 
the quality factor Q is minimized. To reduce resistive en- 
ergy loss, Q is maximized. Fig. 3 shows the input imped- 
ance of the circuit of Fig. I for a quality factor of 2.3 and 
comer frequency of 660 Hz. 
The flattest impedance response with the smallest res- 
onant peaks is most desirable. For a quality factor Q of 
2.3, an inductance L2 of 1.3 mH, and a capacitance C2 
of 45 pF capacitance, the resulting resistance R2 is 12 Cl. 
The PLC, shown in Fig. 1 as an ideal current source, 
is actually a six switch current source inverter as shown 
in Fig. 4. Gate signals are applied to the power switches 
which cause the PLC to supply the desired current. 
Principle of Operation 
The objective of the PLC is to allow the utility to sup- 
ply only the in-phase fundamental component of the load 
current. The ideal PLC would supply the fundamental 
quadrature component and the harmonic components of 
the load current. 
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Fig. 4. Current source inverter power circuit. 
LLk 
iplc = iload, + i, + i7 + i l l  + i 1 3  + . . . + i h  + - . *  
(7) 
However, due to the necessary additional passive com- 
ponents shown in Fig. 1 ,  Kirchhoff's current law is ap- 
plied to the common node to determine the actual PLC 
current required 
iplc = iload + iC2 + i C l  - i L i .  (8) 
Substituting (1) and (3) into (8) for the load current iload 
and the line current iLl respectively yields 
iplc = a l  . sin (4) - sin (2  - x . 60 t )  - 5 
* sin [5 * (2 * T 
* sin [7 
+ ar 
. sin [13 . (2 . a * 60 
60 t + 4)] - 
7 
(2 * x * 60 t + +)I 
sin [ l l  . (2 . x * 60 * t + 4)] + ar 
11 13 
t + 4)] f ic2 + ic l .  
(9) 
Equation (9) is the current the PLC must supply for the 
line current to be sinusoidal with frequency and phase 
equal to the frequency and phase of the source voltage. 
CONTROLLER DESIGN 
The primary control sequence for realizing (9) is to 
sense the line current iLI,  compute the frequency compo- 
nents of the line current jLl using the fast Fourier trans- 
form (FFT), multiply the frequency components by op- 
timized gain constants K, calculate the desired PLC 
waveform ip*lc using the inverse fast Fourier transform 
(IFFT), and generate the PWM switching pattern for the 
current source inverter. Fig. 5 is a block diagram showing 
the principle of operation of the controller. 
Adaptive Gain Constants 
Each frequency component of the sensed line current is 
multiplied by gain constants which are a function of the 
system impedance. The gain constants are found by in- 
jecting a known PLC current consisting of the desired fre- 
quency components and determining the real and imagi- 
nary line current response at each frequency. 
Under no load, the following PLC current is injected 
into the system: 
fi L 45" 
Jz L 45" 
Equation (10) shows phasor representations of the fun- 
damental (Ist), 5th, 7th, l l th ,  and 13th frequency com- 
ponents. The line current response to (10) is given as 
The complex matrix of gain constant is computed: 
- 
K =  
at the nth harmonic component: 
Equation (13) is true for n = 1, 5 ,  7, 11, 13, . . . 
After calculating KL the frequency components of the 
desired PLC current Zplc are found by multiplying each 
T 
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Fig. 5. Controller block diagram 
line current component by its corresponding gain con- 
stant. Again at the nth harmonic component, the fre- 
quency component of the desired PLC current is found to 
be 
PWM Pattern Generation 
The time domain representation of the desired PLC cur- 
rent i$ is computed using the inverse fast Fourier trans- 
form (IFFT). The final step in the control sequence is cal- 
culation of the PWM switching pattern from the desired 
PLC current i$. The PWM pattern drives the gates of the 
inverter switches resulting in the actual PLC current ipIc. 
An equivalent area algorithm is used to generate the 
PWM switching pattern. For development of the algo- 
rithm, the inductor current iLdc  in Fig. 4 is assumed to be 
a constant Id, over the 60-Hz cycle: 
iLdc = Id, v t .  (15) 
Fig. 6 shows a portion of the 60 Hz cycle to describe 
the equivalent area algorithm. The area A ,  under the de- 
sired PLC current i& is equated with the expression for 
the area A2 under the area method PLC current i;? for 
the kth PWM switching interval. This yields the switch- 
ing angle uk: 
A ,  = ~k * Idc = AI ( 16a) 
AI 
cyk = - 
Idc 
A comparison of the desired PLC current magnitude and 
angle with the area method PLC current is shown in Figs. 
7 and 8. The results shown above are for a load power 
factor of 0.866 lagging (4 = 30") and a switching fre- 
quency of 7.68 kHz. 
The area method PLC current is computed for each of 
the three phases resulting in i;, iK;,, iGc. Because the 
sum of the three phase currents at any time must be equal 
to zero, 
(17) 
the PWM patterns are modified during those times when 
the area method PLC phase currents do not sum to zero. 
Modification of the PWM patterns is accomplished by 
dividing the 60 Hz cycle into six 60" sections. During the 
first and fourth 60" sections, the actual PLC phase A cur- 
i A p l c  + iRplc  + k p l c  = 0 
k- kth switching interval -4 
a k  
ut = 2 . ~ 6 0 . t  (rad) 
Fig. 6. PWM equivalent area algorithm. 
fl f5 f7 fl 1 f13 
frequency component 
Fig. 7. Magnitude comparison of desired PLC current with current gen- 
erated by PWM area method. 
f l  f5 f7 fl 1 f13 
frequency component 
Fig. 8. Phase angle comparison of desired PLC current with current gen- 
erated by PWM area method. 
rent iAplc is set equal to the area method PLC phase A 
current i zyc: 
(18) area i A p k  = i A p l c  
The actual phase B current iBplc is set equal to the area 
method PLC phase B current iKc if the nonzero values of 
I 
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Fig. 9.  Typical three phase PWM switching during the first or fourth 60" 
sections of the 60-Hz cycle. 
the B current do not equal the nonzero values of the phase 
A current. Thus the actual phase C current icplc is equal 
to the negative of the sum of the actual phase A and phase 
B currents: 
(19) 
This process is shown for part of the first or fourth 60" 
sections in Fig. 9. 
During the second and fifth 60" sections of the 60-Hz 
cycle, the actual PLC phase B current iBplc is set equal to 
the area method PLC phase B current igtc: 
jCplc = -( iAp lc  + jBplc) 
iBplc = iGrc. (20) 
The actual phase C current icplc is set equal to the area 
method PLC phase C current izc if the nonzero values 
of the phase C current do not equal the nonzero values of 
the phase B current. Thus the actual phase A current iAplc 
is equal to the negative of the sum of the actual phase B 
and phase C currents: 
jAplc = -(iBplc + iCplc). (21) 
During the third and sixth 60" sections of the 60 Hz 
cycle, the actual PLC phase C current icplL is set equal to 
the area method PLC phase C current iGc: 
k p l c  = ' y e  
The actual phase A current iAplc is set equal to the area 






PLC PEKFORMANCE A S  LOAD POWER FACTOR V A R I E S  
(DF,, = 27.3% without PLC) 
DPF (w io  PLC) 
(all values lagging) DPF (w/PLC) DF,.,(%) 
I .o I .o 4.37 
0.966 0.999 3.76 
0.866 0.999 3.67 
0.707 0.998 3.45 
0.5 0.994 4.96 
0 8.33 16.67 
time (ms) 
Fig. 10. Current waveforms with load power factor 0.966 lagging (4 = 
IS") .  
the phase A current do not equal the nonzero values of the 
phase C current. Thus the actual phase B current iBplc is 
equal to the negative of the sum of the actual phase C and 
phase A currents: 
RESULTS 
To evaluate the performance of the PLC design, the 
distortion factor DF of the line current and the displace- 
ment power factor DPF at the source are calculated from 
computer simulation results. The distortion factor of the 
line current is defined as 
I m  
The displacement power factor is the cosine of the phase 
displacement angle 4 between the fundamental compo- 
nent of the source voltage U ,  and the line current iLI 
DPF = COS 4. (25) 
Table I shows distortion factor and displacement power 
factor results for load power factors ranging from unity to 
one half lagging. The distortion factor without the PLC 
is 27.3% for the results shown in Table I. All of the dis- 
tortion factors with the PLC are less than 5 % . Displace- 
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ment power factors are corrected effectively to unity. The 
simulated current waveforms for a load power factor of 
0.966 lagging (4 = l S O )  are shown in Fig. 10. 
CONCLUSION 
The results show significant reduction of the harmonics 
in the line current and correction of the displacement 
power factor effectively to unity. The PLC design accom- 
plishes this with an innovative three phase PWM switch- 
ing algorithm which allows the use of a six switch con- 
verter. 
Risk of system harmonic resonance is minimized with 
the adaptive frequency control. The design can be imple- 
mented with commercially available components. 
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